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ABSTRACT 
This report summarizes the design of a DME (Distance 
Measuring Equipm~nt) simulator to be used in the testing 
of an Area Navigation System. 
The purpose of the simulator is to generate a signal 
representing an aircraft's distance from a ground station. 
This information is in the form of two pulses whose separ-
ation represents the elapsed transmission time for an air-
craft to receive a reply from the ground station to an 
interrogation by the aircraft. 
The pulse spacing must be selectable as fixed dis-
tances for static tests and as distance changing at a 
constant rate to simulate flying to or from the station 
for dynamic testing. 
Thurnbwheel switches are used to input fixed distances 
and up/down counters provide inbound .and outbound range 
rates. The rate clock is derived from a cryotal oscil-
lator whose output is divided down by a programmable, 
modulo-n, divider to the desired rate/frequency. 
This input distance information, available in pa 
allel binary coded decimal !orrnat, is then convertnd to 
the required pulse pair spacing. This is accomplished 
with presettable down counters clocked by another cr ~ ta 
oscillator whose frequency represents two-way propa-
gation time for radio waves. 
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DEVELOPMENT OF A DME SIMULATOR 
1.0 PROBLEM DEFINITION 
This repor~ describes the development of a bench 
test set. to be used in the design and testing of a new 
Area Navigation system for general aviation aircraft. 
An Area Navigation (RNAV) system is a station-oriented 
navigation system whose primary position determining 
data sources are VOR bearing and DME distance relative 
to a selected ground facility. 
VOR is an abbreviated term for Very high frequency 
Omnidirectional Range. A ground station transmits re-
ference (magnetic north) and variable (bearing) phase 
information as a VHF composite NAV signal. An airborne 
receiver then interprets this data to determine the 
aircraft's magnetic bearing from the stati~n providing 
conventional, along-radial, navigation capability. 
A DME (distance measuring equipment) is an airborne 
pulsed interrogator-transponder system operating in the 
960-1215 MHz band. Interrogations from an aircraft are 
answered by a bround transponder, and the elapsed time 
between interrogation and reply is converted, in the 
aircraft, to a reading of distance between aircraft and 
the ground transponder. 
An auxillary output of the DME, analog distance, 
is a pulse pair representing the calculated distance 
1 
for use in RNAV equipment. It is the purpose of this 
test set to simulate this DME input to an Area Naviga-
tion system. 
1.1 AREA NAVIGATION 
Conventional, VOR/DME, NAV systems provide guidance 
along routes or airways that lead directly to or from 
2 
the VOR/DME ground station. This creates a convergence 
or funneling effect of air traffic over each VOR/DME 
station that limits the traffic volume, as well as the 
number of airways available between departure and arriv-
al points. 
An Area Navigation system is defined as one that 
permits navigation along a predefined course to a spe-
cified destination, but does not necessitate flying di-
rectly toward, or away from, a ground-based VOR/DME 
navigational aid. When operated within the service 
volume of a c~located VOR/DME ground station, this system 
provides position information relative to any specified 
·location defined as a way point. This way point, some-
times refered to as a phantom station, is arbitrary and 
is defined in terms of bearing and distance from the re-
ference ground facility. Area Navigation is accomplished 
by continuously solving the horizontal navigation triangle 
as shown in Figure 1. 
The triangle is solved by vector addition to g ve the 
bearing (BRG) and distance (DST) from the aircraft to he 
3 
waypoint (~'/P). 
RNAV DST /RNAV BRG = W/P DST /W/P BRG - DME j_voR 
WAY POINT (WfP) 
RNAV DST 
RNAV BRG I 
N I ~ W/P DST w;P 
. ~ 
.-.DME DISTANCE 
· VOR BEARING __ _, 
Area Navigation Triangle 
Figure 1 
1.2 RANGE, RATE AND ACCURACY REQUIREMENTS 
N 
VOR/Df-1E 
STATION 
The distance measuring equipment which will be 
interfaced with the RNAV varies from relatively simple, 
low power, units with limited range and accuracy to the 
more sophisticated, longer range boxes used by comme 
cial aviation. The former are normally refered to as 
GA (General Aviation) units. The latter are called 
ARINC units and are designed to meet the requirement 
of ARINC characteristics. The latest being No. 568 for 
MARK III Airborne Distance Measuring Equipment. 
Aeronautical Radio, Inc. (ARINC) is a corporation 
in which the United States scheduled airlines are the 
pri~cipal stockholders. A major activity of the corpo-
ration is the formulation of standards for electronic 
equipment and systems for the airlines and establish-
ment of equipment characteristics. These ARINC Charac-
teristics serve the two-fold purpose of channeling new 
equipment designs in a direction resulting in maximum 
standardization and interchangeability and specifying 
technical requirements the equipment must meet. ARINC 
Characteristic No. 568 -will be used as a guide in the 
design of the DME Simulator. 
The range requirement is that the equipment should 
provide at least 300 nautical mile range. As the read-
out on the RNAV system is resolved down to 0.1 nm, the 
static distance input was chosen to be four decades of 
thumbwheel switches with the least significant digit 
representing 0.1 nm increments. 
Maximum airspeeds of the type aircraft expected to 
carry the RNAV are in the 600 KT category. Including 
consideration of possible tail winds, this dictates a 
range rate capability on the order of 800 KTS. As the 
RNAV also calculates ground speed and time-to-station, 
4 
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a further consideration is that incremental speeds should 
be easily handled in distance/time computations. Since 
time-to-station is read out in minutes, the logical 
choice is increments of 60 KTS so that the simulator 
flies at rates of 1, 2, 3, etc. nautical miles per minute 
and ·conversions between distance, time and speed are 
simplified. The selectable rates were therefore chosen 
to be 0 KTS to 840 KTS inbound or outbound in increments 
of 60 KTS. In order to provide a smoothly transitioning 
appearance of the distance data to the RNAV, the distance 
output is to be updated in .01 nm increments for all 
rates. 
ARINC Characteristic No. 568 specifies an accuracy 
of !o.2 nm for distance computation with an additional 
error of !o.1 nm permitted in conversion to analog pulse 
pair output. However, in the interest of keeping input 
errors to the RNAV system to a minimum during testing, 
an arbitrary limit of ±o.1 nm maximum error is chosen 
as a design goal for fixed distances. Ground speed is 
calculated and displayed by the RNAV system in one knot 
increments. It is therefore desirable that the rate error 
be less than one knot at all speeds. With a maximum rate 
of 840 KTS, this leads to an accuracy goal of less than 
0.1% error in range rate. 
2.0 PRELIMINARY CONSIDERATIONS 
Prior to the actual design several factors must be 
considered which will, to a large extent, determine the 
method of system- implementation. These include control 
and display requirements, component availability and 
cost and component/system compatibility. This section 
discusses the basis for selecting the various components 
used and describes the output pulse pair in detail, set-
ting the requirements for system timing and circuit 
device speed. 
2.1 CONTROL AND DISPLAY REQUIREMENTS 
6 
As described in section 1.2, fixed distances are 
to be selectable in increments of 0.1 nm from 0.0 to 
at least 300.0 nm, preferably in normal decimal format. 
The desired inbound and outbound rates are from 0 to 
840 KTS in increments of 60 KTS with the output distance 
updated every .01 nm. The actual output DME distance, 
whether from the fixed distance selector or the rate 
controlled range circuitry, is to be displayed with some 
type of readout device. Since the distance is updated 
in .01 nm steps when "flying" inbound or outbound, the 
readout should indicate distance with .01 nm resolution. 
The system should have the capability to begin inbound or 
outbound travel at any designated fixed distance, sw tch 
from inbound to outbound, or vice-versa, as desired and 
automatically switch from inbound to outbound at 0.0 nm 
distance. 
2.2 COM~ONENT SELECTION 
Thumbwheel switches were chosen as the means of 
inputing fixed distances for several reasons. They pro-
vide an easy means of selecting discrete distances in 
the standard 100's, 10's, 1's and 0,1's decimal format, 
are inexpensive and are readily available. Also, having 
BCD outputs, they are easily interfaced with digital 
systems. 
A rotary selector switch was used for rate inputs 
because of the relatively small number of discrete steps 
required. With one position for fixed inputs from the 
thumbwheels and 60 KT increments from 0 to 840 KTS, 16 
positions would be required. Since a 10 position switch 
was available and the 60 KT resolution is not necessary 
at high speeds, it was decided that the rotary switch 
select speeds up to 420 KTS, requiring only 9 positions, 
and be used in conjunction with a X1-X2 multiplier, se-
lected by a 2 position toggle switch, to achieve speeds 
to 840 KTS. 
Seven-segment light-bar displays were selected for 
the distance readout. They provide the required .01 nm 
resolution, present a pleasing, easy to read, display 
and are simple to control with digital data. There are 
many types of seven segment displays to choose from, 
including vacuum fluorescent, electroluminescent, liquid 
7 
crystal, light emitting diode and incandescent. Incan-
descent displays with direct viewing segments were se-
lected because t~ey are inexpensive, reliable and bright 
enough to be read easily even in relatively high ambient 
lighting conditions. The type chosen can be driven 
directly from logic circuitry, requiring less than 10 rna 
per segment at 5 vdc, a standard logic supply voltage. 
8 
The 7400 series TTL, being compatible with the system 
requirements, was 'selected as the logic family to be used. 
All the anticipated functions, such as presettable, up-
. 
down, BCD counters and 7-segment decoder drivers, can be 
obtained from several sources. The family is easy to work 
with, familiar to the prople involved and has adequate 
noise immunity for the expected environment. Switching 
speeds are also compatible with the 8 MHz maximum clock 
rates as described in the next section. 
2.3 DME PULSE PAIR DESCRIPTION 
As stated in section 1.2, ARINC Characteristic No. 
568 will be used to define the DME pulse pair. The analog 
distance shall be represented by the time delay between 
pulses of the analog distance pulse-pair, PD1 and PD2. 
This output shall be transmitted at a rate between 5 and 
30 pulse pairs per second. The nominal spacing, in micro-
seconds, when measured between any two equal amplitude 
points on the leading edges of PD1 and PD2 from 3.5 to 
6.5 volts amplitude, shall be equal to 50 plus (12.359 
times the distance in nautical miles). 1 
12 + 3, -2V 
90% ,_,__,_, __ --------
PD1 OR PD 2 I 
50% --
I 
Pul~e Width __ ,_ 
7 - 3~ sec J 
I 
I J 
I t _____________ ,_,__ 
I + I 
10% --
I ___ __,_ 
_0-1v ------r-----
/ 
I 
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I 
' 
I 
I I 
"-yJ 
Rise Time 
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A 
. n 
I 
v 
. . / 
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- 50r sec + 
. Analog Pulse Pair 
Figure 2 
1 
I I 
-~
Decay Time 7p sec max 
second 
' I 
12.359 /•A sec/nm 
Pulse Characterjstics 
Pulse Width--------------------------7 ! 3~ -ec 
Rise Time----------------------------3~ sec rna 
Decay Time---------------------------7 ~ - c 
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Pulse Characteristics (contd) 
Pulse Amplitude----------------------12 + 3, 
- 2 volts 
Base Line N~ise----------------------0 ! 1v PK 
to PK MAX 
PD1 and PD2 must be identical in risetime and 
amplitude, insofar as is practical, in order to meet 
10 
accuracy requirements. Each utilization equipment shall 
present a .load of not less than 12k ohms in parallel 
with not more than 100 picofarads. 
For distance measurement the two way propagation 
time of the r-f signal shall be standardized at 12.359 
microseconds per nautical mile. System delay from the 
first interrogation pulse to the first reply pulse shall 
be 50 microseconds. 
Using 3x108 m/sec as the approximate velocity of 
radio waves, the 12.359;u sec delay time may be calcu-
lated as follows: 
(3x108 m/sec) (3.281 ft/m) : 9.839x108 ft/sec 
6080 ft/nm = 6.1795~ sec/nm 9~839 x 108 ft/sec 
for two-way propagation 
(2) (6.1795j.f sec/nm) = 12359JA sec/nm 
There will be some additional pulse oepar~tion due 
to ground station receiver and transmitter delays. A 
fixed 50~ sec system delay was chosen as adequate to 
include receiver delay, transmitter delay and a pad to 
1 1 
standardize the total delay at all ground stations. 
As ntated in section 1.2, the desired resolution 
of distance is .01 nrn. This implies a basic clock fre-
quency for distance computation of: 
1 
12.359).1. sec/nm x .01 nm = S.09127 MHz 
Which is a standard DME crystal frequency. 
3.0 SYSTE~ DESIGN 
As the initial step in the actual design, the syste~ 
is partitioned into three main ·parts; the DISTANCE SELEC-
TION MULTIPLEXER AND DISPLAY, the INBOUND-OUTBOUND RANGE 
GENERATOR and the BCD TO PULSE PAIR CONVERTER as shown 
in Figure 3, the Basic Block Diagram • 
DIGITAL 
INPUT 
RATE 
INPUT 
-
-
-
-
. 
DISTANCE 
BCD TO 
SELECTION 
... PULSE PAIR .. 
MULTIPLEXER 
CONVERTER 
AND DISPLAY 
.. ~ . 
INBOUND 
OUTBOUND 
RANGE 
GENERATOR 
·:sa.sic Block Diagram 
. Figure 3 
-• 
ANALOG 
DISTANCE 
OUTPUT 
Each of these sections is then further broken down 
to form the Detail Block Disgram of Figure 4 from which 
the circuit design follows. 
3.1 DISTANCE SEL~CTION MULTIPLEXER AND DISPLAY 
12 
The DISTANCE SELECTION MULTIPLEXER AND DISPLAY 
consists of the OUTPUT MULTIPLEXER and the DECODER 
DRIVERS. The main function of this group is to select 
either digitally input distance from the thumbwheels or 
rate-varying distance from the inbound/outbound range 
generation circuitry and to display the actual pulse pair 
distance output of the simulator. 
3.1.1 OUTPUT MULTIPLEXER 
The OUTPUT MULTIPLEXER consists of four quad 2:1 
multiplexers connected as shown in Figure 5. The device 
selects either the A or B group of inputs, as directed 
by the SEL-A input, to be the y output set. The A group 
comes directly from the thumbwheel selector switches. 
Using BCD compliment switches, grounding the switch 
commons and placing pull-up resistors on the data lines 
privides true BCD information to the multiplexer. The 
B group is the BCD output from the rate counters. Ground-
ing the SEL-A line, by placing the rate rotary switch in 
the digital distance position, connects the thumbwheel 
inputs to the output y lines. 
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Figure 5 
3.1.2 DECODER DRIVERS 
T~e decoder drivers consist of five BCD to 7-seg-
ment decoder driver packages connected to ripple blank 
leading zeros in the first two digits. Eliminating 
extra zeros to the left presents the data in the nor-
mally accepted fashion. The two most significant decades 
are sho~n interconnected in Figure 6. The other three 
drivers are similar but without the ripple blanking 
(RBI and RDO) connections. 
The displays consist of seven lamp filaments, one 
for each segment, connected to a common. The common 
is wired to the 5 vdc logic supply voltage a~d the de-
coder drivers turn on the appropriate filaments by 
supplying a ground through an open collector output 
transistor. 
rh 
TO 100's 
DISPLAY 
~~----~A~· ------~ I a b c d e f g\ 
a b c d e f g 
RBI 7447 RBO 
A B c D 
. 
B c 
v 
FROM 10d's OUTPUT 
. MULTIPLEX~R 
~ . 
TO lO's 
DISPLAY 
l~a---b--c--~~----r--~\ 
e f5 
a b c d e f g 
RBI 7447 
A B c D 
.I 
I 
\A B 0 D; 
'I . 
FROM 10's OUTPUT 
MULTIPLEXER 
Decoder Drivers · 
. 
. 
Figure 6 
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Figure 7 shows the t~uth table for the decoder 
drivers and the resulting displays for BCD inputs. 
~( ~ )~ 
. ~( ~ )~ 
( d ) 
Segment 
Identification 
DECif·tAL 
OR 
FUNCTION RBI 
0 0 
0 1 
. 
1 X 
2 X 
3 X 
4 X 
5 X 
6 X 
7 X 
8 X 
9 X 
D 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
I I . I ~ ~ u - I 0 0 I I u 
' 
L _j I I u IU I 
0 1 2 3 4 5 6 7 8 9 
Numerical Designations and Resultant 
Displays 
INPUTS OUTPUTS 
c B A RBO a b c d e f g 
0 0 0 ~ o 1 1 . 1 1 1 1 1 
0 0 0 1 0 1;;· 0 0 0 0 0 1 
0 0 1 1 1 0 0 1 1 1 1 
0 1 0 1 0 0 1 0 0 1 0 
0 1 1 1 0 0 0 0 1 1 0 
1 0 0 1 1 0 0 1 1 0 0 
1 0 1 1 . 0 1 0 0 1 0 0 
1 1 0 1 1 1 0 0 0 0 0 
1 1 1 1 0 0 0 . 1 1 1 1 
0 0 ~I 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 
.. 
Truth Table 
16 
Note·: A ''0" in the truth table implies the lamp segment 
is "on", an "x" represents a "don't care" condition. 
Display Chart 
Figure 7 
.. 
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3.2 INBOUND/OUTBOUND RANGE GENERATOR 
The inbound/outbound range generation circuitry 
consists of a 1~~ KHz crystal oscillator, the X1, X2 
rate multiplier control and clock divider, a programma-
ble · modu~us divider for rate selection, an inbound/ 
outbound latch and the up/down range counter. This cir-
cuitry must supply the distance output when the rate 
selector switch is in any position other than digital 
select. It provides the control and updates the dis-
tance at the selected rate to allow "flying" inbound 
or outbound with respect to the simulated ground station. 
3.2.1 140KHz CRYSTAL OSCILLATOR 
A crystal oscillator was used as the basic rate 
clock because of its inherent accuracy and stability. 
The 140 KHz oscillator frequency was chosen by selecting 
the lowest frequency compatible crystal available from 
stock. The actual clocking rates to the up/down counters 
are on the order of a few Hertz, hence the use of a low 
frequency oscillator minimizes the amount of division 
(and thereby the number of integrated circuits) required. 
A further restriction on the frequency is that it be a 
whole integer multiple of all the desired clock rates so 
that digital dividers may be used. The desired rates are 
from 0 to 420 KTS in 60 KT increments with a rate doubl "ng 
switch to provide rates to 840 KTS. The frequencies 
required to provide .01 nrn updates at each of these rates 
18 
are ·calculated as follows: 
6o ·nm/hr = 1 nm/min = io nm/sec = lgo .01 nm/sec 
Therefore an update rate of 60 KTS in .01 nm incre-
ments requires a clock frequency 100 of bO = 5/3 Hz. Sim-
ilarly the remaining frequencies are calculated to be: 
Rate Frequency 
120 KTS 10/3 Hz 
180 KTS 5 Hz 
240 KTS 20/3 Hz 
300 KTS 25/3 Hz 
360 KTS 10 Hz 
420 KTS 35/3 Hz 
The selected oscillator frequency must be a whole 
number multiple of the least common denominator of 
these frequencies and the X2 multiplier. The least 
common denominator was determined to be 700/3. Divid-
ing the available low frequency crystals by this number 
led to the selection of the 140 KHz crystal since its 
division yielded the first whole integer. 
140,000 600 
700/3 = 
The actual divisor for each frequency may be deter-
mined by the following equation: 
DIVISOR = 140,000 
FREQUENCY 
For example at 60 KTS the desired frequency is 5/3 
Hz and the divisor is found to be: 
DIVISOR = 140~000 Hz = 84,000 
-- /3Hz 
Similary the remaining divisors are found to be: 
Rate Divisor 
120 KTS 42,000 
180 KTS 28,000 
240 KTS 21,000 
300 KTS 16,800 
360 KTS 14,000 
420 KTS 12,000 
Noting that each of these divisors may be broken 
up into two divisors, one of which is always -T100, 
provides an easy method of achieving the X1/X2 rate 
multiplication by changing this divisor to ;-so when X2 
is selected. This doubles the rate clock frequency and 
hence the rate in each case. The programmable modulus 
19 
counter will then supply the remaining divisor as requir-
' ed. 
The oscillator, which uses a voltage comparator as 
the active device, is shown in Figure 8. It is similar 
to a free running multivibrator, except that the positive 
feedback is obtained through a quartz crystal. The input 
are biased within the common mode range by R1 and R2. 
DC stability, which insures starting, is provided by 
20 
negative feedback through R3. The circuit oscillates when 
transmission through the crystal is at a maximum, so the 
crystal operates in its shunt-resonant mode. The high 
input impedance (approximately 25M ohms for this c]rcuit) 
of the comparator and the isolating capacitor, C2, min-
imize the loading of the crystal and contribute to fre-
quency stability. 2 
R1 
100K 
R2 
100K 
Vee 
140 KHz e2 
CRYSTAL 10pF 
r----4 0 H ,_____.... 
-- · -·~- Vee 
140 KHz Crystal Oscillator 
Figure 8. 
R4 
3.3K 
140KHz 
CLK 
As shown, the oscillator provides a 140 KHz square-
wave output. The comparator has an output transistor with 
uncommitted collector and emitter (E) and will operate 
2R. J. Widlar, National Semiconductor Corp. Appl -
cations Note AN-41, Precision IC Com arator Runs from 5v 
Logic Supplf (Santa Clara, ca ~ .: Na ~onal Semlconduc or 
Corp., 1970 , p.3. 
from a single +5v (Vee) supply. It is therefore easily 
interfaced with TTL by grounding the emitter and using 
a pull-up resistor (R4) from the collector to the Vee, 
logic supply voltage. 
Since the loading of the crystal is minimal, the 
accuracy of the oscillator is determined mainly by the 
frequency tolerance of the crystal. The device used 
21 
has a specified tolerance of .02% which can be translated 
directly to a rate tolerance of .02% (0.168 KTS at 840 
KTS) which is well within the accuracy goal . of 0.1% as 
stated in Section 1.2. 
3.2.2 X1, X2 RATE CONTROL 
The X1, X2, rate control circuit divides the 140 
KHz clock from the crystal oscillator by 100 or 50 to 
1.4 KHz (X1)or 2.8 KHz (X2) respectively as selected 
with the rate multiplier switch. The circuit is shown 
in Figure 9. 
AND gate A enables the 140 KHz clock signal when-
ever the rate selector switch is in any position other 
than digital select from the thumbwheels or the zero 
knots position. Integrated circuit B is a standard decade 
counter arranged as a divide by two and a divide by five 
counter. The clock at INP A is divided by two at Ao to 
give 70KHz. The AND-OR circuit C selects either 70 Kiz 
{X1) or 140KHz (X2) as dictated by the position of the 
rate multiplier switch. The switch is shown in the X1 
Rate 
Selector 
140 KHz 
CLK 
KIS 
o--- •. 
Vee 
vee 
Vee 
INP A. 
A 
ltt-cto 
IN P S Ro R, 
140 KHz(x2)) 
70 KHz{x1 
Rate Multiplier Control 
Figure 9 
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28 KHz(x2) 
14 1 KHz(x1) 
lxf>KHz 
or 
2·.8 KHz 
(x2) 
position, thereby supplying 70 KHz as the clock input 
at the BD INPUT of the decade counter. This frequency 
is then divided down to 14 KHz (28KHz in X2 position) at 
the Do output. Decade counter D is wired to provide a 
symmetrical divide by ten at the Ao output. The output 
is then the desired 1.4 KHz or 2.8 KHz for a rate mul-
tiplier of X1 or X2 respectively. 
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3.2.3 PROGRAMMABLE DIVIDER 
The device selected for use as the programmable 
divider is the DM8520, a four bit shift register counter. 
The DM8520 is a shift register with internal gating to 
perform the exclusive OR required for operation as a 
maximal sequence shift register generator. The divider 
function is performed by the addition of a known-state 
detector to provide a once-per-cycle output. Programming 
capability ·is provided by . parallel data input lines 
which are gated by the output signal to allow short-
cycling of the generator to any desired period, The all-
zero state is precluded; and, therefore, the maximum 
number of states is always one less then the theoretical 
maximum number. Since the DM8520 contains four flip-
flops, its maximum number of states is 15. Because the 
1111 state occurs only once during a 15-state sequence, 
this state is detected; and its output becomes the output 
of the divider. To divide by numbers greater than . 15, 
it is necessary to cascade the dividers with two pac ~ages 
providing division by 2 thro~gh 255 and three packages 
extending the range to 4095. 3 As stated in Section 3.2.1, 
the required divisions are from120 to 840 so that three 
devices must be used. 
3J. Kalb, National Semiconductor Corp. Applica-
tions Note AN-17, Pro rammable Divider A lications 
(Santa Clara, Cali .: Na ional Semiconductor Corp., 
1968), p.2 
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The manufacturer's recommended circuit was used for 
a three stage divider and is shown in Figure 10. Program 
inputs for the various divisions available for a three-
package configuration are given in the published Data 
Sheet and partially reproduced in the appendix • 
. , 
I 
r.J: . r:;b 
- NC -
EX·DR I EX·OR DODO )EXTERNAL EX-OR 
OUTPUT 
EX·OR 0000 EXTEHNAL EX·OR EX·OR 0000 fXTERNAL 
OUTPUT CONTROL DETECT EX·OR CONTROL DETECT EX·DR OUTPUT CONTROL DETECT EX·OR 
SERIAL 
INPUT 
INPUT 
OM7520/DM8520 
SERIAL SERIAL SERIAL SERIAL 
OUTPUT INPUT DM7520/DM8520 OUTPUT INPUT 
OUTPUT INPUT OUTPUT INPUT 
DM7520/0M8520 
SERIAL 
~UTPUT 
ou u 
~~~--~--~--- r-~------------r--y 
PRESET 
INPUT 
PRESET 
C) U 0 C) 
P, P2 P3 Pc 
SERIAL/ 
PARALLEL 
PRESET 
' I 
C) 4) 0 () 
P, Pa P, Pa 
SERIAL/ 
PARALLEL 
PRESET 
.. 
OCJUO 
'• p10 '" , 12 
SERIAL/ 
PARALLEL 
Since there are twelve stages in such a config-
uration, the entire bit pattern is accounted for by 
printing every twelth shift, i.e., the program input for 
every twelfth divisor. Program inputs for division bet-
ween those shown in the chart may be determined by com-
bining two adjacent lines of the chart5and shifting right 
4J. Kalb, National Semiconductor Corp. Applications 
Note AN-17, Pro rammable Divider A lications (Santn 
Clara, Calif.: Na iona Semicon uc or Corp., 1968), p.4. 
5J.Kalb, National Semiconductor Corp. Applic~tions 
Note AN-17, Programmable Divider Alplications (Santa 
Clara, Calif : National Semiconduc or Corp., 1968), p.5. 
to the required divisor as shown below: 
..!...2 
• : 14 
P1 ...,P12 P1 ~P12 
1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 1 0 1 0 1 0 1 
P1 P12 
: 3 
P1 P1.2 
+4 t: 
I 
P1 P12 
~ +9 
Using this method, the programming inputs (P1 
through P12) for the required divisions were found 
as follows: 
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840; 
1&10-0_0_0_ ~ ~3: _0_1_0_1----;1~~, ... ~:---1-0_0_1_1: ~4~ 0 0 1 1 
~-----+840 ~ 
..._,. ___ . + 410 
420; 0 1 0 0 1 0 0 1 1 
Jr.¥1----- + 278 ---~M<·!J-9 --- +290 
Mll------ + 206 
0 0 1 0 0 0 0 1 0 1 1 1 1 0 0 0 0 1 1 0 
~ + 280 ~ 
1 ~, .. 1 ~ + 21 8 ~ 
1 1 o 1 o o o o o o o 1 1 1 o o 1 o 1 o o ol 
280; 
210; 
~ 
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.,.__ ____ + 1 58 ___ ...,......_ ___ + 170 
+168; 1 1 1 0 0 1 1 1 1 1 
: 168 -----a-1 
~ + 1 34 -----~rR---- +- 146 
+ 1 40; ~ 0 0 0 0 1 1 0 1 0 1 1 ~ 0 0 0 0 
~ ...~-- + 140 ----Aol 
...__ ____ + 110 -----ftt+~---- + 122 . 
+120; 0 1 0 1 0 1 
The 
gramming 
KTS 
60 
120 
180 
240 
300 
360 
420 
+120 ~ 
results were then tabulated to form the pro-
truth table of Figure 11. 
+BY P1 
840 1 
420 0 
280 1 
210 0 
168 1 
140 1 
120 1 
P2 P3 P4 "D.-..... :; P6 P7 P8 P9 
1 
1 
0 
0 
0 
0 
0 
0 1 0 0 1 1 1 
1 1 0 1 1 1 0 
0 0 0 1 0 1 1 
0 0 0 0 0 1 1 
0 0 1 1 1 1 1 
1 0 1 1 0 0 0 
1 1 0 0 0 1 1 
Programming Truth Table 
Figure 11 
P10 P11 P12 
1 0 0 
0 0 1 
1 1 0 
1 1 1 
1 1 0 
0 0 0 
0 0 0 
The equations for the programming inputs can now 
be written directly from the truth table. Each equa-
tion is written for 1's orO's, whichever is least, to 
minimize gate inputs. The bars over the KT inputs in-
dicate their normally high state (until selected by the 
rate switch). 
P1 - 120 + 240 
P2 - 60 + 120 
P3 
-
120 + 360 + 420 
P4 - 60 + 120 + 420 
P5 - 300 + 360 
P6 - 60+ 240 + 420 
P7 = 60 + 120 + 300 
P8 - 360 
P9 - 120 + 360 
-P10 
-
120 + 360 + 420 
P11 - 180 + 240 + 300 
P12 - 120 + 240 
The gating logic to develop these inputs is shown 
in figure 12~ This is a representative schematic only 
in that the actual gating was changed slightly later 
27 
to minimize the number of gate-type integrated circuits, 
using spare gates where advantageous, in the overall 
system. 
60 
120 
180 
240 
300 
360 
420 
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· Vee 
. 
- ... ~ I I 
>---P1 
i----P2 
I I :r-·..____  _ 
' ' ?j )----P3 
! -
e---+---+----'-l ---+-~---{a --~~~~~~~~J 
--
).----- P4 
--~-~-~~·~~~, ~J 
i -I --~~~~~~~~' 
'---P5 
! ,-. 
.----+-----~ 
• 0 .__ _ _ 
. }--- P6 
~~~~~~~~~.-- P7 
.()I 
~~-----------P8 
-
~~ 
----+--.-.--+---+-------(J 
.._-1--------j· 
. "''._ _ _ _ 
.)...--- P11 
t---.J--------0. 
_ _J) _ P12 
Programming Input Logic 
Figure 12 
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3.2.4 INBOUND/OUTBOUND LATCH 
The Inbound/Outbound Latch is a simple bistable 
latch which gates the rate clock from the programmable 
-.-
rate divider to either count up (outbound) or count down 
(inbound) the range counter. The latch is set to the 
outbound state manually by depressing the outbound push-
button or automatically upon reachjng zero distance(O-
DST) when flying inbound. Depressing the inbound push-
button sets the latch to the inbound state. In addition, 
the outputs control open collector lamp drivers to in-
dicate the state of the latch. The circuit is shown in 
Figure 13. 
0-DST 
OUT 1 BD -v__._........, 
r 
RATE 
CLOCK 
Inbound-Outbound Latch 
· Figure 13 
"OUT'BD" 
Vee 
)-- CNT UP CLK 
J.-- Cl~T DN CLK 
Vee 
"IN'BD" 
~ 
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3.2.5 UP/DOWN RANGE COUNTER 
The up/down range counter consists of five preset-
table, up/down, decade counters cascaded, ripple borrow/ 
carry, to provide· a maximum count of 999.99. When 
clocked up or down by the .01 nm increment rate clock, 
these counters provide the desired BCD output to the 
output multiplexer for inbound or outbound flight. The 
circuit is shown in Figure 14. The rightmost counter is 
the least significant digit and corresponds to hundred-
ths of a nautical mile. : The leftmost counter repre-
sents hundreds of nautical miles. 
The count up clock (CNT UP CLK) and count down 
clock (CNT DN CLK) from the inbound/outbound latch drive 
the count up and count down inputs of the hundredths 
counter. If the count is zero and a count down is spec-
ified, a borrow (BOR) pulse is output to the next sig-
nificant counter. Similary, if the count is nine and a 
count up clock is received, a carry (CAR) pulse is gen-
erated. These carry and borrow outputs supply the input 
up and down clocks respectively to the tenths decade 
counter and so on through each digit to the hundreds 
counter, providing standard BCD format data from .01's 
to 100's. When all five counters reach zero, the next 
count down pulse will propagate through all five count-
ers' CNT DN and BOR lines. The borrow output of the 100's 
counter, indicating zero distance (0-DST), is used to set 
To output multiplexer 
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0-DST 
~--------------------~A·~--------------------/ 1 00 1 B 0 • 1 1 B • 01 t S--\ 
____ __.~u.t_.- out ~-..JQ.ut 
I A B c D ~ /,.._A ---'B"-c - D \ lA f/' c n\ 
10's & r--~--'-~---L.-
- Ao Bo C.o Po 1 t s_ Ao Bo Co Do A • Q c o~ 
SOR ON ~ - - BoR ~ ~ BOR. 0 0 DN ~ 
(q.l,"' VP 1 "'OUnters A itlClt ~ .,'t-lq;l.. ~---""~c R VP r-- cAR vp~ 
LD A;. 8¥ C~ 0\ not LD At Bt Ct D: C.LE"AR 
DIG shown 
SEL 
Vee 
tNO~ 
\A ~y-0---..JD/ ,.J;?res~' \. A B VC D; 
100's 0.1's 
\.'--_ _;_in _____ ,_ ___ ___.i~n---.-~/ 
v 
From thumbwheel switches 
CNT UP CLX--------------------__.._---------------------~ 
CNT DN CLK--------------·--------..---·--------------~ 
UP/DN RANGE COUNTER 
· . Figure 14 
the inbound/outbound latch to the outbound state. Thi s 
prevents the counters from going to 999.99 nm on thi s 
count pulse and, by simultaneously shifting the VOR 
bearing to the RNAV system by 180°, allows simulation 
of station 11 fly-over". 
The BCD inputs to the counters (Ai, Bi, Ci and Di) 
are connected di rectly to the outputs of the corres-
ponding thumbwheel switches, 100's counter inputs to 
100's thumbwheel outputs etc •• When the preset push-
button is actuated, the thumbwheel distance is loaded 
into the counters allowing them to begin count i ng up or 
down from any preset input distance. 
---
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The hundredths counter, having no corresponding 
thumbwheel switch (0.1 nm resolution for digital input), 
is momentarily cleared to zero when the preset pushbutton 
is depressed. ,When the rate switch is in the digital 
select position~ the hundredths counter is held at a 
constant zero. Hence selecting a distance of 100.0 nm 
with the thumbwheels for example, applies an input of 
100.00 nm · to the output distance converter and display. 
A multiplexer is therefore not required for this digit 
as in the other four to select between the thumbwheels 
and the rate counter. 
3.3 BCD TO PULSE PAIR CONVERTER 
The function of this circuitry is to convert the 
BCD information from the distance output multiplexer 
into the analog pulse pair as described in Section 2.3 
within the accuracy restraints of Section 1.2. The 
circuitry is partitioned into four groups for the actual 
design; the PRF Oscillator and P1 Generator, the 8 MHz 
Oscillator and 50~ sec Delay, the Distance Counter and 
P2 Generator and the P1/P2 Output Interface. 
3.3.1 PRF OSCILLATOR AND P1 GENERATOR 
Section 2.3 states that the PRF (Pulse .Repition 
Frequency) will be from 5 to 30 pulse pairs per second. 
An astable multivibrator consisting of two one shots 
was used as the oscillator with the frequency arbitra-
rily set at 25 Hz. The circuit is shown below and the 
timing is illustrated in Figure 16. 
A 
Vee 
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cc o-- J Q p . p SEQ 
20ms 1/ 2 
74123 
25Hz 
T Q t--i~---i 
20ms .PRF 
c 
K 
1/2 
7473 
Q P P SEQ 
R 
P2 PRF OSC 
--------·------ ------~---------~ 
Prf Oscillator 
and· P1 Generator 
Figure 15 
33K 
Vc 
1/2 74123 
750pF 
T Q.,__ __ P1 
7ms 
Q .,____ ____ P1 
Pl ONE SHOT 
The timing components were selected by using the 
manufacturer's charts to pick ball-park standard values 
for the resistor and capacitor and adjusting the selec-
tions as indicated by the tested results. 
The fall of the PRF oscillator output toggles 
Flip-Flop A, beginning a PP SEQ (Pulse Pair Sequence). 
This signal will be used to control the 50~ sec delay 
circuit and will be terminated by the ~ pulse as in-
dicated in Figure 16. The beginning of the sequence 
also triggers the P1 one shot, generating the 7 jW sec 
P1 pulse. The P1 pulse is used to load the distance 
counter of Section 3.3.3 and is combined with P2 in 
- . -
Section 3.3.4 to form the output analog DME distance. 
PRF }.-= 20ms =+-· 20ms_, 
I I 
I t 
P: P S·EQ I I· I 
I I I 
' I I I ' n '7_1tse~ n I P1 • 
• 
I 
I 
' 
P2 n 71" . ec n 
~ ~ 50~ s + 1 2. 3 59 14 s/nm (3.8ms max @ 300nm) 
PRF And Pulse Pair Timing 
Figure 16 
3.3.2 8 MHz OSCILLATOR AND 50 ~ SEC DE"LAY , 
The 8.09127 MHz oscillator is a purchased item 
with TTL compatible output. It is a standard device 
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used in DME's to make the two-way propagation time to 
distance output conversion. The particular oscillator 
used was specified to a tolerance of ! .005% which 
translates directly to distance accuracy. At the stqted 
300 nm maximum range this would correspond to a clocking 
accuracy of! .015 nm. 
·pp 
pp 
8.09127 
MHz OSC 
::!: • 00 6 
+10 
JNP A. B. 
A 
i't,O 
INP 
8 Ro Rct 
rt1 
SEQ 
SEQ 
+2 +2 
Q I Q ~ 
·-
+10 
I c v~ -c Y:a. 
I 1'1-13 1'1-13 
INP Ao 8. 
A R R 
i 'tct 0 
INP 
s RO R~ I 
I 
' 
rr1 
I 
50 /A sec Delay Circuit 
Figure 17 
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DLYD CLK 
o,l 
,.;;73-r 
_j 
LATCH 
I 
~ 
"" 7't 
c 
,h-1K ~ 
The 50~ sec delay circuit, shown in Figure 17, 
consists of a divide by 400 counter and a latch. This 
does not provide an exact 50/" sec delay but is repeat-
able. is net subject to increasing error caused by 
component changes or ageing and is well within target 
accuracies. Four hundred counts at 8.09127 MHz provides 
a delay of 49.436~ sec or 0.5641" sec~ .045 nm short 
of the desired delay. An additional average of one 
half clock period error (corresponding to -.005 nm) 
is encountered due to the non-synchronization of tl1e 
8 MHz oscillator with the PRF osc i llator. 
PRF 
PP SEQ 
DLYD CLK ENA 
DLYD CLK 
- . -
, 
Delayed Clock Timing 
Figure 18 
The PP SEQ signal holds the counter and latch 
cleared (RO and R) to zero count unt i l the fall of 
the PRF oscillator output which begins the sequence. 
At this time the counters are free to count the 8 MHz 
clock pulses. Ignoring gate delays, the fall of the 
400th clock will toggle the delayed clock enable (DLYD 
CLK ENA) latch, enabeling the .01 nm increment clock 
(DLYD CLK) to the distance counter. 
The typical gate delay from count input (INP A) 
to D output (Do) for a 7490 decade counter is given 
in the manufacturer's data sheets as 65 n sec. The 
delay from Clock input (CLK) to Q output for a 7473 
flip flop is listed as 25 n sec typical. This gives 
a total delay through the five integrated circuit dP,-
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vices of about 205 n sec which corresponds to adding 
a delay of approximately +.016 nm. Tabulating the 
expected errors we have: 
SOURCE 
Oscillator tolerance 
400 Counts ¢50 /A sec 
Asynchronouo oscillators 
Gate delays 
ERROR 
- .045 nm 
- .005 nm 
+ .016 nm 
TOTAL ERRORS = - .036 nm ! .005% OF DISTANCE 
With the possible error contribution from the 8 
, 
MHz oscillator being! .015 nm at the maximum desired 
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range of 300 nrn, the total error from these sources 
should not exceed - .05 nm ·which is half the target error 
of sectiot;l 1.2. 
3.3.3 DISTANCE COUNTER AND P2 GENERATOR 
The distance counter consists of five presettabl e, 
up/down, BCD counters wired in cascade to count down 
with ripple borrows (BOR). The counters are held at 
zero by the PP SEQ signal on the clear (CLR) inputs until 
the start of P1. With the removal of the clear input 
at the start of a pulse pair sequence (PP SEQ), which 
enables the counters for loading (LD) or counting,_ P1 
loads them with the distance information from the output 
multiplexers and the hundredths rate counter • . 
After the 50;M sec delay the delayed clock (DLYD 
CLK) increments the counters downward at an 8 MHz (.01 
DLYD 
CLK 
P1 
pp 
SEQ 
___ __,.. ___ - - -- .,.. 
CLR. 
\A B CD; 
\} 
100's 
B C 
v 
0.1 's 
I 
C.L.R 1.0 
\.A B CD; 
v 
.01 1 B 
FROf4 
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'~----------------~v~------------~1 
750pF BCD DATA FROM· 
.01's CNTR 
MULTIPLEXERS 
T Q~----------------------------------------- P2 
'1~ P2 'ONE SHOT 7'tl~"3 
Q~-----------------------------------------P2 
7~ SEc: 
Distance Counter and P2 Generator 
Figure 19 
n~ p~r period) rate. When the count reaches zero dio-
tance, a horror pulse (P2 TRIG) is propagated through 
all five counters and triggers the P2 one shot. The 
width of the P2 pulse is set as with the P1 pulse and 
the timing is shown in Figure 20. 
The ~ pulse is used to reset the PP SEQ flip flop 
' 
in preparation for the next PRF cycle and the positive 
going P2 is routed to the output interface circuit. 
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PP SEQ I...___ ____ ·__ J 
I 
' 
P1 -----. ..-----------_ __. ______ _ 
. -- -U I 
DLYD CLK 
P2 TRIG 
P2 
t I 
' 5 ' 
___ t--_,_~---:~ -~-e..(L -..JJWJ!!illiL ___ ....... 1111 _____ _ 
-+I 12.359 ~-~ sec/nm , 
I 
_________ jl __ _ 
P2 Timing 
Figure 20 
The error contributed by this circuitry consists 
mainly in the delays through the five counters. This 
delay is specified by the manufacturer to be typically 
18 n sec per counter for a total of 90 n sec or about 
+ .007 nm error. 
3.3.4 P1/P2 OUTPUT INTERFACE 
The functio11 of this circuit is to convert the 
logic level P1 and P2 pulses into the required shape 
as specified in Section 2.3. The circuitry and result i ng 
waveshapes are shown in Figure 21. NOR gate A and in-
verter B OR the pulses together to get the desired pulse 
pair. The inverter is a high voltage, open collector 
type (part of the same 7406 package used to drive the 
inbound and outbound indicator lights) and is pulled up 
by RL to +14v (a standard voltage in AVIONICS shops). 
, 
The value of RL was calculated to provide the nominal 
12 volt required amplitude into a 12 K OHM load as a 
simple voltage divider: 
P1 
P2 
- . -
RL + 12K 
14V 
· 12K 
--
- 12V 
RL + 12K .= 14K 
RL = 2K 
+ 4v 
l/6 7406 
RL 
2K 
P1 or P2 
90% ~- - - ·- - - - -
I 
50% 1 7 /t4 sec : 
-- r- NOMINAL I 
I 
SPECIFIED 
LOAD 
j __ 
12 ~~~100pF 
40 
1 O% - - -1- -- - - - -:-.__ ___ 0. 7v max 
, . 
I I • I I 
~ j.- . ~r--
tr tf 
I 
Output Interface 
Figure 21 
The low voltage output is specified by the manu-
facturer as 0.7 volts maximum which is within the spec-
ified ! 1 v. 
The rise time can be predicted by considering the 
charge time of the 100 pica farad capacitor through the 
equivalent charging resistance, Rc. 
Rc = ~~kl 1~k2k) = 1.7k 
tr = Rc C= (1.7 x 103 ) (10-10 ) = 0.17 /'sec 
In 3 time constants the capacitor will be charged to 
approximately 95% of the final voltage. Therefore, 
with the rise time being measured between the 10% and 
90% amplitude points, the rise time will be less than 
3 time constants or about 0.5~ sec. Which is within 
the 3 ~ sec maximum. 
The normal TTL fall time is delayed by the output 
impedance of the transistor which must discharge the 
capacitor in a similar fashion. The output impedance 
41 . 
of the 7406 gate may be approximated using typical drive 
current and output voltage specifications from the 
manufacturer's data sheets. 
Ro = O.?v = 17 5 OHMS 40 ma • 
tf =RoC= (17.5) (10- 10 ) = 1.75 n sec 
This becomes insignificant however when compared 
to the normal 10 to 20 n sec TTL fall time which is 
likewise insignificant to the allowed 7;" sec delay 
time. 
The output pulse width will decrease only about 
o. 5 ~ sec from the nominal 7 )A sec one shots when inter-
faced (the specified width was 7 ! 3 ;u sec) and the pulse 
42 
will be identical except for minor pulse width variations 
related to timing component tolerances. 
As the interface is the same for both pulses, this 
circuit adds no -appreciable error to the BCD to pulse 
pair conversion. Adding the contributions from the 8 
MHz oscillator, 50~ sec delay and the distance counter: 
. 8 MHz OSC and 50~ sec delay= -.036 nm! .005% 
Distance Counter = +·.007 nmi 
-.o29 run .oos% 
We have an accumulated error of -.029 nm ! .005% of the 
output distance which is well within our fixed distance 
accuracy goal of! 0.1 nm. 
4.0 SYSTEM DESCRIPTION AND OPER4TION 
This section describes the functions of the various 
controls and displays and the operating procedure for 
the system. 
4.1 CONTROL AND DISPLAY FUNCTIONS 
Figure 22 shows a typical panel layout for the DME 
simulator. The functions of the individual controls and 
displays are described below. 
4.1.1 ?-SEGMENT DISPLAYS 
These are incandescent light-bar displays used to 
indicate th~ DME output distance. With the rate selector 
switch in the digital distance position, the displayed 
information is the same as the distance selected by the 
thumbwheel switches. When flying inbound or outbound at 
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some rate, the display tracks the up/down distance count-
ers to constantly monitor the output DME distance. 
4.1.2 INBOUND LAMP 
Indicates flying toward the station; will automat-
ically switch to outbound when the distance reaches 0.0 
nrn. 
4.1.3 OUTBOUND LAMP 
Indicates flying away from the statinn. 
4.1.4 INBOUND PUSHBUTTON 
Selects inbound flight at the closing rate indicated 
.by the rate selector switch. 
· 4.1.5 OUTBOUND PUSHBUTTON 
Selects outbound flight. 
4.1.6 PRESET PUSHBUTTON 
Selects the range at which the aircraft will begin 
inbound or outbound flight by presetting the up/down 
distance counters to the distance selected with the· thumb-
wheel switches. 
4.1.7 RATE MULTIPLIER SWITCH 
Allows selection of twice the rate indicated by the 
rate selector switch by changing the 140 KHz osc i llator 
divider from ~100 to ~50, extending the rate capability 
to 840 KTS for high speed dynamic testing. 
4.1.8 DISTANCE THUMBWHEELS 
Select fixed DME distance in 0.1 nm increments. 
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4.1.9 RATE SELECTOR 
Selects either ~he fixed distance (digital distance 
position) indicated by the thurnbwheel switches as the DME 
output or the va.riable distance output from the up/down 
counters (any position except digital distance) and the 
rate at which the counters are clocked and therefore the 
aircraft's inbound or outbound speed. A zero rate posi-
tion is provided to .allow stopping at any distance without 
having to go to digital distance and reselecting. 
4.2 OPERATING PROCEDURE 
The system 9as two basic modes of operation, static 
and dynamic, for simulating the output of a DME. This 
section describes the operation of the con.trols as shown 
in Figure 22 and described in 4.1 for each of these modes. 
4.2.1 STATIC OPERATION 
In this mode the simulator puts out a fixed distance 
pulse pair in 0.1 nrn increments. The Rate Selector rotary 
switch is placed in the Digital Distance position and the 
thurnbwheel switches are set to the desired distance. The 
7-segrnent readout will display the selected distance with 
the .01's digit indicating· a constant zero. 
4.2.2 DYNAMIC OPERATION 
Aircraft flight inbound or outbound from a selected 
distance at a selected rate may be simulated by the fol-
lowing procedure. The distance at which the flight is 
to begin is selected with the thumbwheel switches and 
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loaded into the rate counters by momentarily depressing 
the Preset pushbutton. · The inbound or outbound direction 
is chosen by depressing the appropriate switch and will 
be indicated by the associated indicator lamp. The de-
sired rate is then programmed i~ with the Rate Selector 
rotary in conjunction with the Rate Multiplier toggle 
switch. The outp~t distance will now be updated in .01 
nm increments at the selected rate and will be contin-
uously read out on the DME Output display. 
5. 0 SUf1MARY AND CONCLUSIONS 
The circuitry was constructed and tested as des-
cribed and has subsequently been incorporated into general 
RNAV ' test sets used in production testing and in the de-
sign of new Area Navigation systems. Although the DME 
simulator has reliably performed its designated tasks, 
advances in the "state of the art" suggest possible im-
provements. As of this writing, the author would recom-
mend changes in two areas; the programmable divider and 
the crystal oscillators. 
The three DI-1:8520 programmable dividers could be re-
placed by two SN7497N 6-bit binary rate multipliers. This 
would save one chip plus providing simpler programming 
logic. The device output frequency is equal to the input 
frequency multiplied by the rate input M and divided by 
64, ie.: 
where: M 
M f in f out = 64 5 4 3 2 1 0 
=F·2 +E•2 +D•2 +C•2 +B•2 +A•2 
Cascading two stages would give a 12-bit divider 
(10-bits are sufficient for the simulator) with the 
division encoded in straight binary. 
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The 140 KHz- c-rystal oscillator could also be simpli-
fied by using an oscillator chip such as the MC12060. 
The on~y external components required are the crystal 
and two capacitors. The device works off the 5 volt 
logic supply and is TTL compatible. Si~ilarly, the 8 
MHz oscillator could be constructed using the high fre-
quency version, the MC12061. 
Whereas these changes would not affect the func-
tional capabilities of the system they would result in 
a cost reduction and would simplify the circuitry, making 
it easier to maintain. 
APPENDIX 48 
Programmable Counter Encoding 
+By P1 P2 P3 P4 P5 F6 P7 P8 P9 P10 P11 P12 
2 1 1 1 1 1 1 1 1 1 1 1 0 
14 0 0 1 -. _0 0 1 0 1 0 1 0 1 
26 0 1 1 1 0 1 1 0 0 0 0 1 
'38 I 1 0 0 1 1 1 1 1 0 0 1 1 
5o 1 o 0 1 0 1 1 1 0 0 1 0 0 
62 I 0 0 1 0 0 0 0 0 0 0 0 0 
74 I o 0 1 0 0 1 -1 0 1 1 1 1 
86 11 1 1 1 1 0 0 1 1 . 0 1 0 
98 I 0 0 1 0 1 0 1 0 0 0 0 1 
110 1 o 1 0 1 0 1 1 1 0 0 1 ·o 
122 1 ·1 0 . 0 0 1 . 1 0 0 0 0 0 
1'34 0 0 0 0 0 1 1 0 1 0 1 1 
146 0 0 o . 0 0 0 0 0 1 0 1 0 
158 i 1 1 1 0 o · 1 1 1 1 1 1 0 
170 0 0 1 1 1. 1 1 1 1 0 0 1 
182 0 1 1 1 0 1 ·o 0 1 0 1 0 
194 0 0 0 0 0 0 o· 0 1 0 1 1 
206 1 1 0 1 0 0 0 0 0 0 0 1 
218 11 1 1 1 0 0 1 0 1 0 0 0 
230 0 0 1 .0 0 1 0 0 0 0 0 0 
242 1 0 1 1 . 1 0 0 1 1 1 0 1 
254 1 1 1 0 0 0 0 0 0 0 0 1 
266 1 1 0 0 0 1 1 1 o ~: 0 0 0 
.. 278 0 0 . 1 0 0 0 0 1 0 1 1 1 
290 1 0 0 0 0 1 1 0 1 1 0 0 
302 0 0 0 1 1 1 0 0 1 0 1 0 
314 0 1 1 0 0 0 1 0 0 0 · 0 0 
326 0 0 1 0 0 1 0 0 1 0 0 · 1 
. 338 0 0 0 0 0 1 1 0 0 0 1 1 
350 1 0 0 0 1 0 0 0 1 0 1 1 
362 0 1 0 0 0 0 1 0 0 1 0 1 
374 1 1 1 0 1 0 1 0 0 1 1 0 
386 0 0 0 0 0 1 1 0 1 . 1 0 1 
398 1 0 1 1 0 . 0 0 0 1 0 1 0 
410 0 1 0 0 1 0 0 1 1 0 0 1 
422 1 . 1 b 1 1 1 0 0 0 1 1 0 
434 1 1 1 0 0 0 1 1 1 1 1 0 
446 1 0 . 1 0 0 0 0 0 1 0 1 1 
458 0 1 1 0 1 1 0 1 0 0 0 1 
470 1 1 1 0 1 1 0 1 1 0 1 0 
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-;-By P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P1 2 
---
482 1 0 1 0 0 1 1 0 0 1 0 0 
494 1 0 1 1 0 0 1 0 0 1 0 0 
506 0 0 1 1 1 1 1 0 0 0 0 1 
518 1 1 0 1 1 0 1 1 0 1 1 1 
530 0 0 1 · 0 0 0 1 1 0 1 1 0 
542 1 1 1 1 1 1 1 0 1 0 1 0 
554' 1 1 0 1 1 1 0 1 0 1 1 0 
566 1 1 0 0 0 1 0 0 0 0 1 0 
578 0 o· 1 0 0 1 1 0 1 1 0 . 1 
590 1 0 0 1 0 1 1 0 0 1 0 1 
602 1 0 1 1 0 0 0 0 0 0 1 1 
614 1 1 1 1 · O 1 1 0 0 1 1 1 
626 1 0 1 1 0 1 0 0 1 1 o· 0 
638 0 1 1 0. 0 1 1 0 1 0 1 1 
650 0 1 1 0 1 0 1 1 1 0 1 0 
662 1 1 1 0 1 1 0 1 0 0 0 0 
674 0 1 0 0 0· 0 0 1 1 0 1 0 
686 1 0 0 0 1 1 0 1 1 1 0 1 
698 0 1 0 0 1 0 1 0 1 0 1 1 
710 1 1 0 1 •1 tO 1 1 1 1' 0 0 
722 1 1 1 1 0 0 1 1 0 1 1 1 
734 0 0 0 0 1 1 0 0 0 0 1 0 
746 1 1 1 1 1 0 0 1 0 1 1 0 
758 0 1 1 1 1 1 0 1 1 1 1 1 
770 1 1 0 0 0 1 1 0 1 1 0 0 
782 0 1 0 1 0 0 0 1 0 1 0 1 
794 1 0 0 1 · o 0 0 1 0 1 0 0 
806 0 1 1 1 0 0 0 0 1 0 1 1 
818 1 0 1 0 1 0 0 0 0 1 1 0 
830 0 0 0 0 0 1 0 0 1 0 1 1 
842 0 1 0 0 1 1 1 1 0 0 1 1 
854 I 1 1 1 0 1 0 1 1 0 0 1 1 
866 1 1 0 0 1 0 0 1 0 0 0 1 
878 1 1 0 0 1 1 1 1 1 0 0 0 
890 1 0 1 0 0 0 0 0 1 1 0 1 
90 2 1 1 0 1 1 1 0 1 0 0 0 1 
914 0 1 0 0 0 0 1 1 1 1 . 0 1 
926 0 1 0 0 0 1 0 1 1 0 1 1 
938 0 0 1 0 0 1 0 1 0 0 0 0 
950 1 o· o 1 1 1 1 o o o o 1 
------------------- ------------6 
4094 IO 0 1 1 1 1 1 1 1 1 1 1 
6 . J. Kalb, National Semiconductor Corp. Applications 
Note· AN-17, Pro rammable Divider A lications (Santa Clara, 
Calif.: National Semiconductor Corp., 1968 p.7. 
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